Package and Printed Circuit Board Attachment

ABSTRACT

Generally, the present disclosure provides example embodiments relating to a package that may be attached to a printed circuit board (PCB). In an embodiment, a structure includes a package. The package includes one or more dies and metal pads on an exterior surface of the package. At least some of the metal pads are first solder ball pads. The structure further includes pins, and each of the pins is attached to a respective one of the metal pads.

PRIORITY CLAIM AND CROSS-REFERENCE

This application is a continuation of U.S. application Ser. No. 16/685,337, filed on Nov. 15, 2019, entitled “Package and Printed Circuit Board Attachment,” which is a divisional of U.S. application Ser. No. 16/036,544, filed on Jul. 16, 2018, now U.S. Pat. No. 10,510,633 issued Dec. 17, 2019, entitled “Package and Printed Circuit Board Attachment,” each application is hereby incorporated herein by reference.

BACKGROUND

In the electronics industry, generally, integrated circuits are formed on semiconductor dies. The features of the integrated circuits on the semiconductor dies are becoming progressively smaller with advances in semiconductor processing. Semiconductor dies (with integrated circuits) are commonly packaged in packages that contain an interconnect. The interconnect of the package can be formed as an integral part of the package or can be formed independently of other components of the package (such as a package substrate). The interconnect in the package generally provides an interface between the integrated circuit of the semiconductor die and another component.

Packages, and possibly other surface mount devices, can then be attached to a printed circuit board (PCB). The PCB can be a substrate to which any number of components is attached to form a system-level device, for example.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a cross-sectional view of a package mechanically attached and electrically coupled to a printed circuit board (PCB) in accordance with some embodiments.

FIG. 2 is a cross-sectional view of a portion of the package substrate in accordance with some embodiments.

FIG. 3 is a layout view of a corner portion of the package substrate in accordance with some embodiments.

FIG. 4 is a cross-sectional view of a portion of the PCB in accordance with some embodiments.

FIG. 5 is a layout view of a portion of the PCB in accordance with some embodiments.

FIGS. 6A and 6B are cross-sectional views of the package mechanically attached and electrically coupled to the PCB in accordance with some embodiments.

FIG. 7 is a flow chart for forming a package attached to a PCB in accordance with some embodiments.

FIG. 8 is a flow chart for forming a package in accordance with some embodiments.

FIG. 9 is a flow chart for forming a PCB in accordance with some embodiments.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter.

Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Generally, the present disclosure provides example embodiments relating to a package that may be attached to a printed circuit board (PCB). In some examples, the package and PCB are attached by using solder (e.g., solder balls). The PCB and the package each have pads to which the solder is to be attached. Some of the pads, such as pads at corners of the package layout, have respective pins attached thereto. The pins can reduce collapsing of the package on the PCB during a reflow process. The reduced collapsing can reduce a risk of bridging and short circuiting of solder, particularly, at outer portions of the layout of the package. The risk of bridging and short circuiting may result from lateral bulging of the solder due to a reduced height of the solder caused by collapsing during the reflow. Other benefits may be achieved.

Some variations of the example methods and structures are described. A person having ordinary skill in the art will readily understand other modifications that may be made that are contemplated within the scope of other embodiments. Although method embodiments may be described in a particular order, various other method embodiments may be performed in any logical order and may include fewer or more steps than what is described herein. In some figures, some reference numbers of components or features illustrated therein may be omitted to avoid obscuring other components or features; this is for ease of depicting the figures.

FIG. 1 illustrates a cross-sectional view of a package 20 mechanically attached and electrically coupled to a PCB 22 in accordance with some embodiments. The package 20 includes a package substrate 24 and one or more dies 26 on the package substrate 24. The one or more dies 26 are encapsulated on the package substrate 24 by an encapsulant 28, such as a molding compound.

The package 20 can be any package. As illustrated, the package 20 includes a package substrate 24, but such a package substrate can be omitted in other examples, such as when the package has in integrated interconnect like in an integrated fan-out package. The one or more dies 26, which can include any appropriate integrated circuitry, can be mechanically attached and electrically coupled to the package substrate 24 by any suitable technique. For example, the one or more dies 26 can be mechanically attached and electrically coupled to the package substrate 24 using flip chip technology. Controlled collapse chip connects (C4) can be implemented on the one or more dies 26 and can be used to attach the one or more dies 26 to the package substrate 24. In another example, the one or more dies 26 can be mechanically attached to the package substrate 24 by an adhesive and can be electrically coupled to the package substrate 24 by wire bonding. Any other technology can be used to mechanically attach and electrically couple the one or more dies 26 to the package substrate 24. If more than one die 26 is included in the package 20, any combination of technologies, e.g., flip chip, wire bonding, etc., can be implemented to mechanically attach and electrically couple the dies 26 to the package substrate 24.

After the one or more dies 26 are mechanically attached and electrically coupled to the package substrate 24, the one or more dies 26 are encapsulated on the package substrate 24. In some examples, the one or more dies 26 are encapsulated by a molding compound using compression molding, transfer molding, or another molding process.

The package substrate 24 includes a number of metal layers that include vias and lines that route interconnections. The package substrate 24 can redistribute and/or interconnect various signals and/or components through the vias and/or lines of the metal layers. Additional details of example package substrates are described below.

The package 20 is mechanically attached and electrically coupled to the PCB 22 by solder balls 30. The solder balls 30 are or include a lead-free solder, such as tin, silver, copper (Sn—Ag—Cu or SAC) solder, or another solder. Solder can be formed on pads of the package substrate 24, such as by printing, plating, evaporation, or another process. The package 20 can be placed on the PCB 22 such that the solder aligns with respective pads on the PCB 22, and a reflow process can be performed to reflow the solder thereby forming the solder balls 30 that attach the package 20 to the PCB 22. Multiple packages can be mechanically attached and electrically coupled to the PCB 22.

Further, pins 32 are attached to the package 20 at various locations on the package 20, such as at outer areas in the layout of the package 20 like at corners. The pins 32 each include a rigid material, such as a metal-containing material that has a melting point above the melting point of the solder used for the solder balls 30. In some examples, the pins 32 are copper, gold plated copper, or the like. The pins 32 can be attached to pads on the package substrate 24, such as by soldering the pins 32 to respective pads or by metal bonding the pins 32 to respective pads. The pins 32 can provide a mechanical support frame for the package 20 during the reflowing of the solder balls 30 to prevent collapsing of the package 20. Additional details of the pins 32 are described subsequently.

The PCB 22 includes multiple metal layers that each includes lines, which may be interconnected between layers by through-hole connectors. The PCB 22 can redistribute and/or interconnect various signals and/or components through the through-hole connectors and/or lines. The PCB 22 with various packages attached thereto may implement a system or portion thereof. Additional details of example PCBs are described below.

FIG. 2 illustrates a cross-sectional view of a portion of the package substrate 24. The package substrate 24 includes a core 40. The core 40 provides mechanical strength and rigidity for the package substrate 24. The core 40, in some embodiments, is or includes a layer of pre-preg (e.g., a fiberglass matrix injected with an epoxy resin, such as FR-4). The layer of pre-preg can have a metal foil (e.g., copper foil) on opposing sides. Through-holes can be formed through the layer of pre-preg and plated with a metal (e.g., copper) to form through-hole connectors 42. The metal foil on the opposing sides can be etched using photolithography and etch processes to form metal lines on the opposing sides. Hence, the core 40 can include through-hole connectors 42 electrically coupled to various metal lines 44, 46 on opposing sides of the core 40.

Various levels of insulating layers and metal layers are then formed on the core 40. For convenience, “front-side” is used herein to designate the side of the core 40 on which the one or more dies 26 are to be attached, and “back-side” is used herein to designate the side of the core 40 opposite from the front-side.

As illustrated, a first front-side insulating layer 50 is formed on the core 40 and metal lines 44. The first front-side insulating layer 50, in some examples, is an Ajinomoto Build-up Film (ABF) or the like, and is laminated or formed by another process on the core 40 and metal lines 44. Via openings are formed through the first front-side insulating layer 50 to underlying metal lines 44 using laser drilling, for example. A metal seed layer is formed on the first front-side insulating layer 50, such as by using physical vapor deposition (PVD), and a photoresist is formed and patterned over the metal seed layer. A plating process (such as electroless or electroplating) is performed to form metal lines 52 and vias (not individually numbered) to connect the metal lines 52 with the underlying metal lines 44. The photoresist is then removed, such as by using a wet stripping process, and the exposed metal seed layer is removed, such as by a wet etching process. The metal seed layer can be or include copper, titanium, another metal, or a combination thereof, and the metal lines 52 and vias can be or include copper, another metal, or a combination thereof. A second front-side insulating layer 54 and die-connection pads 56 with vias are formed on the first front-side insulating layer 50 and metal lines 52. The second front-side insulating layer 54 and die-connection pads 56 with vias can be formed using the same processes as described with respect to the first front-side insulating layer 50 and metal lines 52 with vias. The die-connection pads 56 can be configured and arranged according to how the one or more dies 26 are to be attached to the package substrate 24. For example, the die-connection pads 56 can be configured and arranged to accommodate flip chip connections, wire bonding, or other connections.

A first back-side insulating layer 60 is formed on the core 40 and metal lines 46. Metal lines 62 and vias (not individually numbered) are formed to connect the metal lines 62 with the underlying metal lines 46. The first back-side insulating layer 60 and metal line 62 with vias can be formed using the same processes as described with respect to the first front-side insulating layer 50 and metal lines 52 with vias. A second back-side insulating layer 64 and pads 66 with vias are formed on the first back-side insulating layer 60 and metal lines 62. The second back-side insulating layer 64 and pads 66 with vias can be formed using the same processes as described with respect to the first front-side insulating layer 50 and metal lines 52 with vias. The pads 66 can be configured and arranged according to a ball grid array (BGA) matrix, for example, on which the solder balls 30 can be formed.

The one or more dies 26 can be attached to the package substrate 24 at various times of forming the package substrate 24. For example, the one or more dies 26 can be attached (such as by flip chip connections, wire bonding, etc.) on the front-side of the package substrate 24 after back-side processing (e.g., forming back-side insulating layers 60, 64, metal lines 62, and pads 66) is performed. In other examples, the one or more dies 26 can be attached on the front-side of the package substrate 24 before back-side processing is performed. In such examples, the one or more dies 26 can be attached on the front-side of the package substrate 24 and encapsulated by the encapsulant 28 (such as described above) before back-side processing is performed.

The package substrate 24 is merely an example. Any number of insulating layers and metal layers including metal lines and vias can be formed on the front-side and/or the back-side of the core. In some examples, package substrates can omit a core and any associated components. A package substrate can be formed by any process according to any technology.

FIG. 3 illustrates a layout view of a corner portion 24 a of the package substrate 24 in accordance with some embodiments. In some examples, a layout of the package substrate 24 is rectangular, such as a square or rectangle. In such examples, the corner portion 24 a is representative of each of the four corners in the layout of the package substrate 24. In the layout, pads 66 are arranged in a matrix comprising rows (as referenced herein, x number of rows) and columns (as referenced herein, y number of columns). Although not necessarily illustrated, the matrix can include pads 66 throughout the area of the matrix according to the rows and columns, or can omit pads in some locations, such as in a center area of the layout of the package substrate 24. As illustrated, the matrix includes rows of pads 66, where a first row includes pads 66-1 j, a second row includes pads 66-2 j, a third row includes pads 66-3 j, etc. (where j is 1 to y). The matrix includes columns of pads 66, where a first column includes pads 66-i 1, a second column includes pads 66-i 2, a third column includes pads 66-i 3, etc. (where i is 1 to x). A pitch P between neighboring pads 66 along a row or along a column can be in a range from about 200 μm to about 1000 μm, such as about 1000 μm. As illustrated in FIG. 3, the pitch P is between pads 66-51 and 66-61 in a column, and is between pads 66-61 and 66-62 in a row. The pads 66 have a first diameter D1, and have a first spacing S1 between neighboring pads 66 along a row or along a column. The first diameter D1 plus the first spacing S1 is equal to the pitch P. The first diameter D1 can be in a range from about 90 μm to about 600 μm, such as about 525 μm, and the first spacing S1 can be in a range from about 100 μm to about 500 μm, such as about 475 μm. Although described as having a diameter and being illustrated as circular, the pads 66 can have any geometry, such as any polygon.

In the examples where the layout of the package substrate 24 is rectangular, the outer rows of the matrix of pads 66 (e.g., pads 66-1 j and 66-xj) and outer columns of the matrix of pads 66 (e.g., pads 66-i 1 and 66-iy) also form a rectangular shape. Hence, the matrix of pads 66 includes four corner pads 66-11, 66-1 y, 66-x 1, and 66-xy. Each of the respective four corner pads 66-11, 66-1 y, 66-x 1, and 66-xy is the respective pad 66 closest to a corner of the layout of the package substrate 24. For example, as illustrated, the corner pad 66-11 is the pad 66 of the matrix closest to the corner 24 c of the layout of the package substrate 24. As will become apparent subsequently, corner pads 66-11, 66-1 y, 66-x 1, and 66-xy may be attached to a pin 32 for mechanical support during thermal cycling, and hence, these corner pads 66-11, 66-1 y, 66-x 1, and 66-xy, in some examples, may not be electrically connected to other electrically conductive features in the package substrate 24. In some examples, corner pads may be electrically connected to other electrically conductive features in the package substrate 24.

In some examples, such as those illustrated in the figures and described herein, a pin 32 is to be attached at each of the four corner pads 66-11, 66-1 y, 66-x 1, and 66-xy. In other examples, pins 32 can be attached to other pads 66, such as along outer rows and/or columns of the matrix of pads. Any number of pins 32 may be implemented and may be located at any location in the matrix. Further, one or more pin pads, to which a respective pin can be attached, can be formed (similar to the pads 66) exterior to the matrix of pads 66, and the matrix can include pads 66 for attachment to any number of solder balls and pins or can omit any pads for attachment to any pin. For example, a pin pad can be along the diagonal of the pads 66-44, 66-33, 66-22, and 66-11 and closer to the corner 24 c than any of the pads 66 in the matrix, particularly, closer to the corner 24 c than the pad 66-11.

FIG. 3 further illustrates a cross-section 6B that is illustrated in further detail in FIG. 6B. The cross-section 6B is across pads 66-11, 66-22, 66-33, and 66-44.

FIG. 4 illustrates a cross-sectional view of a portion of the PCB 22 in accordance with some embodiments. The PCB 22 includes a number of insulating layers 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, and 124 and a number of metal layers. The various metal layers as illustrated include metal lines 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, and 122. In some examples, the PCB 22 includes ten to thirty different insulating layers with a metal layer disposed between each neighboring pair of insulating layers.

In some examples, each of the insulating layers 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, and 124 of the PCB 22 is or includes a layer of pre-preg (e.g., a fiberglass matrix injected with an epoxy resin, such as FR-4). The layer of pre-preg can initially have a metal foil (e.g., copper foil) on one or both opposing sides. Each metal foil is patterned into the corresponding metal lines 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, and 122 using photolithography and etch processes. After the metal foils are patterned to form corresponding metal lines, the insulating layers are joined together. The insulating layers are aligned and pressed together to bond the insulating layers.

After the insulating layers are joined, through-hole connectors 126 are formed through the insulating layers. Holes can be formed through the joined insulating layers using drilling, for example. After forming the holes, the joined insulating layers may be plated with a metal (e.g., copper and/or tin). The plating forms the through-hole connectors 126 in the holes and can also form a metal layer on the exterior surfaces of the joined insulating layers. The metal layers on the exterior surfaces are patterned. On an exterior surface, pads 128 with metal lines connecting the pads 128 to the through-hole connectors 126 are patterned. On another exterior surface, metal lines 130 or other patterns are patterned. The patterning of the pads 128 with metal lines and/or the metal lines 130 on the exterior surfaces can be implemented by photolithography and etching processes, and/or a photolithography process and the plating that deposits the metal.

Solder masks (or solder resists) 132 and 134 are formed on respective exterior surfaces of the joined insulating layers. The solder masks 132 and 134 can be patterned to expose an underlying metal pattern. For example, as illustrated, the solder mask 132 is patterned, using a photolithography process, to define openings 136 that expose the pads 128.

FIG. 5 illustrates a layout view of a portion 22 a of the PCB 22 in accordance with some embodiments. In the layout, pads 128 are arranged in a matrix comprising rows (as referenced herein, x number of rows) and columns (as referenced herein, y number of columns). The matrix of pads 128 corresponds to the matrix of pads 66 on the package substrate 24. Although not necessarily illustrated, the matrix can include pads 128 throughout the area of the matrix according to the rows and columns, or can omit pads in some locations, such as in a center area of the layout of the matrix. As illustrated, the matrix includes rows of pads 128, where a first row includes pads 128-1 j, a second row includes pads 128-2 j, a third row includes pads 128-3 j, etc. (where j is 1 to y). The matrix includes columns of pads 128, where a first column includes pads 128-i 1, a second column includes pads 128-i 2, a third column includes pads 128-i 3, etc. (where i is 1 to x). Each pad 128 is exposed through a respective opening 136 through the solder mask 132.

The pitch P is between neighboring pads 128 and/or openings 136 along a row or along a column. The pads 128 have a second diameter D2. Each of the openings 136 has a third diameter D3. The third diameter D3 is greater than each of the second diameter D2. In some examples, the second diameter D2 is in a range from about 100 μm to about 550 μm, such as about 525 μm, and the third diameter D3 is in a range from about 150 μm to about 600 μm, such as about 575 μm. Although described as having a diameter and being illustrated as circular, the pads 128 can have any geometry, such as any polygon.

Gaps are defined between the edges of pads 128 and respective sidewalls of the openings 136. The gaps have a second spacing S2 between the edge of the pad 128 and the sidewall of the opening 136. In some examples, the second spacing S2 is in a range from about 15 μm to about 50 μm, such as about 25 μm. In other examples, the openings 136 can have varying diameters, and/or the spacing of gaps formed in the openings 136 can be equal or vary throughout the matrix. Although described as having a diameter and being illustrated as circular, the openings 136 can have any geometry, such as any polygon.

As illustrated and described the pads 128 are non-solder mask defined pads. The openings 136, as illustrated, are larger than the areas of the pads 128, which form the gaps between the edges of the pads 128 and the sidewalls of the opening 136. In other examples, the pads may be solder mask defined pads. In such examples, the openings 136 define the areas of the pads on which the solder balls are to be formed.

As previously stated, in some examples, a pin 32 is to be attached at each of the four corner pads 66-11, 66-1 y, 66-x 1, and 66-xy. In the layout of the PCB 22 in FIG. 5, corresponding pads 128 (e.g., pads 128-11, 128-1 y, 128-x 1, and 128-xy) can be included in the matrix or omitted. Since pins 32 are attached to the respective pads 66 at these locations, no electrical connection and no mechanical attachment is made to the PCB 22 at these locations. The pins 32 may or may not contact the PCB 22, and the pins 32 may or may not be directly, permanently attached to the PCB 22. A pad on the PCB 22 may be formed at each location corresponding to the placements of pins 32, which may be within the matrix and/or exterior to the matrix. Such pad(s) (if implemented) on the PCB 22, in some examples, may not be electrically connected to other electrically conductive features in the PCB 22, while in some examples, such pad(s) may be electrically connected to other electrically conductive features in the PCB 22. In other examples, the solder mask 132 may be formed at locations corresponding to the placements of pins 32. Other modifications and variations may be implemented.

FIG. 5 further illustrates a cross-section 6B that is illustrated in further detail in FIG. 6B. The cross-section 6B is across pads 128-11, 128-22, 128-33, and 128-44.

FIGS. 6A and 6B illustrate cross-sectional views of the package 20 mechanically attached and electrically coupled to the PCB 22 in accordance with some embodiments. FIG. 6B illustrates a corner portion 140 shown in FIG. 6A. FIGS. 6A and 6B illustrate the package 20 and PCB 22 after thermal cycling, such as after a reflow process to reflow the solder balls 30. In some examples, a coefficient of thermal expansion (CTE) of the encapsulant 28 (e.g., molding compound) and/or other components on the package substrate 24 is greater than a CTE of the package substrate 24. Hence, when the package 20 is heated during a reflow process, the encapsulant 28 and/or other components can expand a greater amount than the package substrate 24. The difference in the amount of expansion can cause warpage of the package 20. As illustrated, when the encapsulant 28 and/or other components expand a greater amount than the package substrate 24, a bottom surface of the package substrate 24 (e.g., to which the solder balls 30 are attached) can become concave. Locations in the package 20 farthest from a center of the package 20 can experience a greatest warpage deflection WD. For example, when a layout of the package 20 is rectangular, such as described above, corners of the layout are generally the locations in the package 20 farthest from the center of the package 20, and hence, a greatest warpage deflection WD can be observed at the corners. Even further, the larger the layout of the package 20 is (such as for a 50 mm×50 mm layout), the larger the warpage deflection WD can become.

When the warpage deflection WD occurs during reflowing of the solder balls 30, a volume available to outer solder balls, and more particularly, solder balls 30 proximate the corners, to flow can be decreased. The warpage deflection WD can cause a height between pads 66 on the package substrate 24 and pads 128 on the PCB 22 to decrease. Assuming that the pads 66 on the package substrate 24 have a same attachment area and pitch and that the pads 128 on the PCB 22 have a same attachment area and pitch, solder balls 30 at the corners risk laterally bulging to accommodate the reduced height due to warpage. This bulging can cause bridging and short circuiting between solder balls 30.

According to some embodiments, pins 32 are positioned in various locations, such as along the periphery (e.g., corners), on the package 20 to prevent some amount of collapse of the package 20 during the reflowing. The pins 32 can provide mechanical support to the package 20 during the reflowing to prevent the collapse. For example, when the warpage deflection WD occurs, the greatest warpage deflection WD can be at the corners of the package 20, which can cause more force (e.g., weight of the package 20) to be applied on solder balls 30 proximate the corners. This can cause the height of the solder balls 30 proximate the corners to decrease and collapse. In some examples, pins 32 are located at the corners of the package, and when the solder balls begin to collapse due to warpage, the pins 32 attached to the package 20 can contact the PCB 22 to provide mechanical support to the package 20 during the reflowing. This mechanical support can prevent further collapse of solder balls 30 and can reduce the risk of bulging and short circuiting between solder balls 30.

FIG. 6B illustrates some components illustrated in the layout views of FIGS. 3 and 5. More specifically, FIG. 6B illustrates pads 66-11, 66-22, 66-33, and 66-44 on the package substrate 24 shown in FIG. 3 and pads 128-11, 128-22, 128-33, and 128-44 on the PCB 22 shown in FIG. 5. A pin 32 is attached to the pad 66-11. Corresponding solder balls 30-22, 30-33, and 30-44 are attached to the pads 66-22, 66-33, and 66-44 and the pads 128-22, 128-33, and 128-44.

FIG. 6B further illustrates a first height H1 of the pin 32 at a corner of the matrix and a second height H2 of the solder ball 30-22 proximate the corner of the matrix. As illustrated, during reflowing of the solder balls 30, the second height H2 of the solder ball 30-22 may become reduced due, in part, to the warpage of the package 20. As the second height H2 is reduced, the pin 32 is brought near to the pad 128-11 until the pin 32 contacts the pad 128-11. Once the pin 32 contacts the pad 128-11, the pin 32 provides mechanical support to the package 20 to prevent further reduction in the second height H2. The pin 32 maintains rigidity during the reflow process to provide the mechanical support. For example, if the pin 32 is metal, the metal of the pin 32 has a higher melting point than the temperature used in the reflow process and a melting point of the solder balls 30. By preventing further reduction of the second height H2, further bulging of the solder ball 30-22 may be prevented, which can prevent short circuiting between solder balls 30. With multiple pins 32, the pins 32 may provide a mechanical support frame for supporting the package 20 when the pins 32 contact the PCB 22.

The pin 32 illustrated in FIG. 6B is attached to the pad 66-11 using solder 142. In other examples, the pin 32 can be attached to the pad 66-11 using a metal-to-metal bond or other mechanism. The pin 32 is illustrated as having a fourth diameter D4, which can be in a range from about 0.1 mm to about 0.2 mm. The first height H1 of the pin 32, in some examples, is in a range from about 50% to about 80% of a lateral diameter of any solder ball 30 and/or of an average middle, lateral diameter of the solder balls 30. The first height H1 can vary depending on placement of the pin 32. For example, if a pin 32 is more proximate the center of the layout of the package 20, the larger the first height H1 may be. The first height H1 may also take into consideration the design of the PCB 22. The first height H1, by being less than a diameter of one or more solder balls 30, can permit proper contact of the solder balls 30 to the pads 66 and the pads 128 during the reflowing of the solder balls 30. As illustrated, the placement of the pin 32 corresponds to the pad 128-11 that is exposed by an opening 136 through the solder mask 132. In other examples, the placement of the pin 32 may have a corresponding location on the solder mask 132 on the PCB 22. Hence, in such examples, the first height H1 may be reduced to account for the thickness of the solder mask 132 that the pin 32 may contact during reflowing. The pin 32 is illustrated as being cylindrical, but this is merely an example. The pin 32 can taper, can have a base attached to the pad 66 with an extending portion of any shape, or any other geometry.

Although the pins 32 have been described herein as being attached to the package 20 in various locations, in some examples, the pins 32 are attached to the PCB 22 instead of the package 20. In further examples, some pins 32 are attached to the package 20 while other pins 32 are attached to the PCB. The locations of the pins 32 in the various examples can vary as described previously.

FIG. 7 is a flow chart for forming a package attached to a PCB in accordance with some embodiments. In operation 202, a package is formed, such as to be described subsequently with reference to FIG. 8. In operation 204, a PCB is formed, such as to be described subsequently with reference to FIG. 9. In operation 206, pins are attached to the package and/or the PCB. For example, pins can be attached by solder, metal-to-metal bonding, or another mechanism to respective pads on the package and/or PCB. In operation 208, the package is attached to the PCB. For example, solder can be formed on pads on the package and/or the PCB. The package can be placed on the PCB and aligned such that the pads on the package align with appropriate pads on the PCB with the solder disposed therebetween. The solder is then reflowed to form a more permanent mechanical and electrical attachment between the pads of the package and the pads of the PCB.

FIG. 8 is a flow chart for forming a package in accordance with some embodiments. In operation 222, a core is formed with through-hole connectors. The core can be formed as described above with respect to FIG. 2. In operation 224, front-side processing is performed to form one or more insulating layers with one or more metal layers on the front-side of the core. Any number of insulating layers and metal layers may be formed on the front-side as described above with respect to FIG. 2. In operation 226, back-side processing is performed to form one or more insulating layers with one or more metal layers on the back-side of the core. Any number of insulating layers and metal layers may be formed on the back-side as described above with respect to FIG. 2. The insulating layers on the front-side and back-side, the metal layers disposed in the insulating layers, and the core form a package substrate. In operation 228, one or more dies are attached to the front-side of the package substrate, such as described above with respect to FIG. 2. In operation 230, the one or more dies are encapsulated on the front-side of the package substrate. For example, an encapsulant, such as a molding compound, may be used to encapsulate the one or more dies, such as by using compression molding, transfer molding, or another molding process.

FIG. 9 is a flow chart for forming a PCB in accordance with some embodiments. In operation 242, metal layers are formed on insulating layers. The metal layers (e.g., with patterned metal lines) can be formed on the insulating layers as described above with respect to FIG. 4. In operation 244, the insulating layers with the metal layers can be joined together, such as described above with respect to FIG. 4. In operation 246, through-hole connectors are formed through the joined insulating layers, such as described above with respect to FIG. 4. The forming of the through-hole connectors may further form metal layers on exterior surfaces of the joined insulating layers. In operation 248, solder masks are formed on the exterior surfaces and are patterned to expose pads.

Some embodiments can achieve advantages. For example, as described above, a risk of bridging and short circuiting of solder balls can be reduced, which can increase yield of packages attached to PCBs. Further, with the pins as disclosed in some embodiments, solder balls can be formed proximate corner portions of a layout of a package to increase the number of inputs and/or outputs from the package with reduced risk of bridging and short circuiting.

An embodiment is a structure. The structure includes a package. The package includes at least one die, and first solder ball metal pads on an exterior surface of the package, and pin metal pads on the exterior surface of the package. The structure further includes pins, and each of the pins is attached to a respective one of the pin metal pads.

Another embodiment is a structure. The structure includes a package comprising one or more dies, a printed circuit board (PCB), solder balls, and pins. The solder balls are disposed between the package and the printed circuit board. The solder balls are attached to the package and the printed circuit board. The pins are disposed between the package and the printed circuit board. The pins are attached to the package.

A further embodiment is a method. Solder is disposed on first pads on a side of a package. The package includes one or more dies. Pins are attached on second pads on the side of the package.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. A structure comprising: a first substrate having a first plurality of pads; a second substrate having a second plurality of pads; a plurality of pins interposed between a first set of the first plurality of pads and a first set of the second plurality of pads; and a plurality of solder joints interposed between a second set of the first plurality of pads and a second set of the second plurality of pads, wherein the plurality of pins has a higher melting temperature than the plurality of solder joints.
 2. The structure of claim 1, wherein the plurality of pins are attached to the first set of the first plurality of pads using solder.
 3. The structure of claim 2, wherein wherein the first substrate comprises a printed circuit board (PCB), and the second substrate comprises a package substrate.
 4. The structure of claim 1, wherein a height of the plurality of pins is in a range from 50% to 80% of a lateral diameter of a solder ball of the plurality of solder joints.
 5. The structure of claim 1, wherein a height of the plurality of pins is in a range from 50% to 80% of an average lateral diameter of the plurality of solder joints.
 6. The structure of claim 1, wherein at least one of the pins of the plurality of pins are positioned at corner of the first substrate.
 7. The structure of claim 1, wherein a width of the plurality of pins is in a range from 0.1 mm to 0.2 mm.
 8. A structure comprising: a plurality of first pads on a first substrate, the plurality of first pads being arranged in a matrix; a plurality of pins on a first set of the plurality of first pads; and a second substrate attached to a second set of the plurality of first pads by solder joints, wherein the pins are free of the solder joints interposed between the plurality of pins and the second substrate.
 9. The structure of claim 8, wherein the second substrate comprises a plurality of second pads, wherein a first set of the plurality of second pads are bonded to the second set of the plurality of first pads by the solder joints, and wherein a second set of the plurality of second pads face the plurality of pins.
 10. The structure of claim 9, wherein the second set of the plurality of second pads is free of solder.
 11. The structure of claim 9, wherein a width of the plurality of pins is less than a width of corresponding ones of the second set of the plurality of second pads.
 12. The structure of claim 8, further comprising a solder mask interposed between a first pad of the plurality of second pads and a second pad of the plurality of second pads.
 13. The structure of claim 12, wherein the solder mask extends above the first pad and the second pad.
 14. The structure of claim 8, wherein the plurality of pins have tapered sidewalls.
 15. A structure comprising: a first substrate; a second substrate; solder balls disposed between the first substrate and the second substrate, the solder balls being attached to the first substrate and the second substrate; a solder mask disposed between the first substrate and the second substrate, the solder mask being attached to an exterior surface one of the first substrate and the second substrate; and pins disposed between the first substrate and the second substrate, the pins being attached to another of the first substrate and the second substrate, wherein the pins comprises a material having a melting point higher than the solder balls.
 16. The structure of claim 15, wherein the first substrate comprises a package, the package comprising one or more dies.
 17. The structure of claim 15, wherein the material comprises a metal.
 18. The structure of claim 15, wherein a plurality the solder balls are interposed between a first pin of the pins and a second pin of the pins.
 19. The structure of claim 18, wherein the first pin extends has a height in a range from 50% to 80% of a lateral diameter of a first solder ball of the solder balls.
 20. The structure of claim 15, wherein the pins are attached the another of the first substrate and the second substrate by solder. 